{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T01:09:01Z","timestamp":1773277741128,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631460","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":21,"title":["First Experimental Demonstration of Self-Aligned Flip FET (FFET): A Breakthrough Stacked Transistor Technology with 2.5T Design, Dual-Side Active and Interconnects"],"prefix":"10.1109","author":[{"given":"Haoran","family":"Lu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Yandong","family":"Ge","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Xun","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Jiacheng","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Wanyue","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Rui","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Ming","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Heng","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","author":"Radosavljevi\u0107","year":"2021","journal-title":"IEDM"},{"key":"ref2","author":"Wu","year":"2022","journal-title":"IEDM"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(89)90063-1"},{"key":"ref4","author":"Kobrinsky","year":"2023","journal-title":"IEDM"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(89)90063-1"},{"key":"ref6","author":"Veloso","year":"2023","journal-title":"IEDM"},{"key":"ref7","author":"Wang","year":"2021","journal-title":"VLSI"},{"key":"ref8","author":"Vandooren","year":"2018","journal-title":"IEDM"},{"key":"ref9","author":"Liebmann","year":"2021","journal-title":"IEDM"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"883","DOI":"10.1109\/TED.2023.3235701","author":"Liu","year":"2023","journal-title":"TED"},{"key":"ref11","author":"Yeap","year":"2019","journal-title":"IEDM"},{"key":"ref12","author":"Yang","year":"2023","journal-title":"IEDM"},{"key":"ref13","author":"Jeong","year":"2023","journal-title":"VLSI"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"80695","DOI":"10.1109\/ACCESS.2022.3195506","author":"Lee","year":"2022","journal-title":"IEEE Access"},{"key":"ref16","author":"Liao","year":"2023","journal-title":"IEDM"},{"key":"ref17","author":"Chehab","year":"2021","journal-title":"SPIE"},{"key":"ref18","author":"Rachmady","year":"2019","journal-title":"IEDM"},{"key":"ref19","author":"Brunet","year":"2016","journal-title":"VLSI"},{"key":"ref20","author":"Park","year":"2023","journal-title":"IEDM"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2024,6,16]]},"end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631460.pdf?arnumber=10631460","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T17:44:14Z","timestamp":1728495854000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631460\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631460","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}