{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:28:26Z","timestamp":1750505306016},"reference-count":3,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631462","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["A 4.6pJ\/b 64Gb\/s Transceiver Enabling PCIe 6.0 and CXL 3.0 in Intel 3 CMOS Technology"],"prefix":"10.1109","author":[{"given":"Dong-Myung","family":"Choi","sequence":"first","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Yikui","family":"Dong","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Roan","family":"Nicholson","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Frank","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Wenyan","family":"Jia","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Vadim","family":"Levin","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Mike","family":"He","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Sameer","family":"Pradhan","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Jieqiong","family":"Du","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Michael","family":"De Vita","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Amanda","family":"Tran","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Reza","family":"Navid","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Sitaraman","family":"Iyer","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]},{"given":"Rui","family":"Song","sequence":"additional","affiliation":[{"name":"Intel,Santa Clara,CA,USA,95054"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2632300"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.962285"},{"key":"ref3","article-title":"A 1\u201358.125 Gb\/s, 5-33dB IL Multi-Protocol Ethernet-Compliant Analog PAM-4 Receiver with 16 DFE Taps in 10nm","author":"Bahram","year":"2022","journal-title":"ISSCC"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","start":{"date-parts":[[2024,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631462.pdf?arnumber=10631462","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:34:50Z","timestamp":1725449690000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631462\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631462","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}