{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T15:55:02Z","timestamp":1778169302887,"version":"3.51.4"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631472","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":8,"title":["A Dual-Gate Vertical Channel IGZO Transistor for BEOL Stackable 3D Parallel Integration for Memory and Computing Applications"],"prefix":"10.1109","author":[{"given":"Ziyi","family":"Liu","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiwei","family":"Dul","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renrong","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liyang","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianshi","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renrong","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Hu","sequence":"additional","affiliation":[{"name":"Beijing Superstring Academy of Memory Technology,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Qian","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, ICFC, BNRist, Tsinghua University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuegang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University,State Key Laboratory of Low Dimensional Quantum Physics,Department of Physics,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"IEDM","author":"Duan","year":"2021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(86)90312-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.5772\/139"},{"key":"ref4","volume-title":"VLSI","author":"Zhou","year":"2023"},{"key":"ref5","volume-title":"IEDM","author":"Lu","year":"2022"},{"key":"ref6","volume-title":"IEDM","author":"Oota","year":"2019"},{"key":"ref7","volume-title":"TED","author":"Xiao","year":"2023"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2024,6,16]]},"end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631472.pdf?arnumber=10631472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,30]],"date-time":"2024-08-30T10:39:40Z","timestamp":1725014380000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631472","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}