{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T05:40:44Z","timestamp":1725255644533},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631528","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Synthesizable 10-bit Stochastic TDC Using Common-Mode Time Dithering and Passive Approximate Adder with 0.012mm<sup>2<\/sup> Active Area in 12nm FinFET"],"prefix":"10.1109","author":[{"given":"Qiaochu","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Southern California,Los Angeles,CA,USA"}]},{"given":"Shiyu","family":"Su","sequence":"additional","affiliation":[{"name":"University of Southern California,Los Angeles,CA,USA"}]},{"given":"Baishakhi Rani","family":"Biswas","sequence":"additional","affiliation":[{"name":"University of Southern California,Los Angeles,CA,USA"}]},{"given":"Sandeep","family":"Gupta","sequence":"additional","affiliation":[{"name":"University of Southern California,Los Angeles,CA,USA"}]},{"given":"Mike Shuo-Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Southern California,Los Angeles,CA,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162800"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/cicc57935.2023.10121292"},{"journal-title":"JSSC","year":"2021","author":"Zhang","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063035"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3036960"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530502"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","start":{"date-parts":[[2024,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631528.pdf?arnumber=10631528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T04:44:09Z","timestamp":1725252249000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631528","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}