{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,21]],"date-time":"2026-08-21T13:33:59Z","timestamp":1787319239429,"version":"build-2736575974"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631544","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T13:23:31Z","timestamp":1724678611000},"page":"1-2","source":"Crossref","is-referenced-by-count":9,"title":["A Novel Method for Extracting Asymmetric Source and Drain Resistance in IGZO Vertical Channel Transistors"],"prefix":"10.1109","author":[{"given":"S.W.","family":"Yoo","sequence":"first","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Y.","family":"Lee","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"W.J.","family":"Jung","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Kim","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Byeon","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Kim","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Lee","sequence":"additional","affiliation":[{"name":"Computational Science & Engineering group, Samsung Electronics Co. Ltd.,Hwaseong,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Lee","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.J.","family":"Hong","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Y.G.","family":"Song","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Lee","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Terai","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.J.","family":"Yoo","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Sung","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.H.","family":"Cho","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Kim","sequence":"additional","affiliation":[{"name":"Computational Science & Engineering group, Samsung Electronics Co. Ltd.,Hwaseong,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Ha","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Ahn","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.H.","family":"Song","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"IEDM","author":"Ha","year":"2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.5772\/139"},{"issue":"1","key":"ref3","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/TED.2023.3332057","volume":"71","author":"Tang","year":"2024","journal-title":"IEEE TED"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1016\/j.mssp.2015.03.051","volume":"38","author":"Trinh","year":"2015","journal-title":"Mater. Sci. Semicond. Process."},{"issue":"9","key":"ref5","doi-asserted-by":"crossref","first-page":"4674","DOI":"10.1109\/TED.2023.3297976","volume":"70","author":"Kruv","year":"2023","journal-title":"IEEE TED"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2024,6,16]]},"end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631544.pdf?arnumber=10631544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,25]],"date-time":"2024-12-25T14:13:40Z","timestamp":1735136020000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631544","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}