{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T15:19:44Z","timestamp":1778167184568,"version":"3.51.4"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["92264201"],"award-info":[{"award-number":["92264201"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631548","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":9,"title":["Monolithic 3D Integration of Analog RRAM-Based Fully Weight Stationary and Novel CFET 2T0C-Based Partially Weight Stationary for Accelerating Transformer"],"prefix":"10.1109","author":[{"given":"H.","family":"Yang","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]},{"given":"Y.","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]},{"given":"J.","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]},{"given":"R.","family":"An","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]},{"given":"Y.","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]},{"given":"L.","family":"Gao","sequence":"additional","affiliation":[{"name":"BICIC,Beijing,China"}]},{"given":"N.","family":"Gao","sequence":"additional","affiliation":[{"name":"BICIC,Beijing,China"}]},{"given":"H.","family":"Xu","sequence":"additional","affiliation":[{"name":"BICIC,Beijing,China"}]},{"given":"Y.","family":"Du","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]},{"given":"Z.","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]},{"given":"X.","family":"Ma","sequence":"additional","affiliation":[{"name":"SAMT,Beijing,China"}]},{"given":"G.","family":"Wang","sequence":"additional","affiliation":[{"name":"SAMT,Beijing,China"}]},{"given":"C.","family":"Zhao","sequence":"additional","affiliation":[{"name":"SAMT,Beijing,China"}]},{"given":"J.","family":"Xiang","sequence":"additional","affiliation":[{"name":"SAMT,Beijing,China"}]},{"given":"J.","family":"Zhao","sequence":"additional","affiliation":[{"name":"DPI, Tsinghua University"}]},{"given":"W.","family":"Bu","sequence":"additional","affiliation":[{"name":"STIC,Beijing,China"}]},{"given":"K.","family":"Zheng","sequence":"additional","affiliation":[{"name":"STIC,Beijing,China"}]},{"given":"J.","family":"Kang","sequence":"additional","affiliation":[{"name":"STIC,Beijing,China"}]},{"given":"B.","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]},{"given":"H.","family":"Qian","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]},{"given":"H.","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"IEDM","author":"Burr","year":"2023"},{"key":"ref2","volume-title":"IEDM","author":"Tanurhan","year":"2023"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1205","DOI":"10.1126\/science.ade3483","volume":"381","author":"Zhang","year":"2023","journal-title":"Science"},{"key":"ref4","volume-title":"IEDM","author":"Jiang","year":"2023"},{"key":"ref5","volume-title":"ISCAS","author":"Hwang","year":"2018"},{"key":"ref6","volume-title":"IEDM","author":"An","year":"2022"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"7140","DOI":"10.1038\/s41467-023-42981-1","volume":"14","author":"Li","year":"2023","journal-title":"Nat. Commun."}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2024,6,16]]},"end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631548.pdf?arnumber=10631548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T04:59:54Z","timestamp":1725080394000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631548","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}