{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:50:07Z","timestamp":1725537007818},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197631","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T09:39:17Z","timestamp":1067593157000},"page":"39-46","source":"Crossref","is-referenced-by-count":30,"title":["Effectiveness comparisons of outlier screening methods for frequency dependent defects on complex ASICs"],"prefix":"10.1109","author":[{"given":"B.R.","family":"Benware","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Madge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Daasch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639727"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041749"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041869"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012652"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041861"},{"key":"ref4","first-page":"367","article-title":"Detecting Delay Flaws by Very-Low-voltage testing","author":"chang","year":"1996","journal-title":"Proceedings International Test Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"key":"ref6","first-page":"69","article-title":"Statistical Post Processing at Wafersort","author":"rehani","year":"2002","journal-title":"Proceedings VLSI Test Symposium"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741606"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894196"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref1","first-page":"189","article-title":"Variance Reduction using Wafer Patterns in IDDQ Data","author":"daasch","year":"2000","journal-title":"Proceedings International Test Conference"},{"key":"ref9","first-page":"339","article-title":"MINVDD testing for weak CMOS ICs","author":"tseng","year":"2001","journal-title":"Proceedings VLSI Test Symposium"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","acronym":"VTEST-03","location":"Napa, CA, USA"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197631.pdf?arnumber=1197631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:04:41Z","timestamp":1489428281000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197631","relation":{},"subject":[]}}