{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:27:54Z","timestamp":1755998874811},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197633","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T09:39:17Z","timestamp":1067593157000},"page":"57-62","source":"Crossref","is-referenced-by-count":8,"title":["High speed ring generators and compactors of test data [logic IC test]"],"prefix":"10.1109","author":[{"given":"G.","family":"Mrugalski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Rajski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Tyszer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Method for synthesizing linear finite state machines","year":"2002","author":"rajski","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.875312"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.3134"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675590"},{"journal-title":"Generation and Application of Pseudorandom Sequences for Random Testing","year":"1988","author":"yarmolik","key":"ref15"},{"journal-title":"Additive Cellular Automata","year":"1997","author":"chaudhuri","key":"ref4"},{"journal-title":"Built-In Test for VLSI Pseudorandom Techniques","year":"1987","author":"bardell","key":"ref3"},{"journal-title":"Shift Register Sequences","year":"1982","author":"golomb","key":"ref6"},{"key":"ref5","first-page":"184","article-title":"On some theoretical properties of LFSRs for BIST applications","author":"dufaza","year":"1997","journal-title":"Proc Int On-Line Testing Workshop"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223877"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041856"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/BF00134016"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675298"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223220"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","acronym":"VTEST-03","location":"Napa, CA, USA"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197633.pdf?arnumber=1197633","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:04:43Z","timestamp":1489428283000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197633\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197633","relation":{},"subject":[]}}