{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:33:04Z","timestamp":1758123184596},"reference-count":32,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197647","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T09:39:17Z","timestamp":1067593157000},"page":"158-163","source":"Crossref","is-referenced-by-count":28,"title":["Testing SoC interconnects for signal integrity using boundary scan"],"prefix":"10.1109","author":[{"given":"M.H.","family":"Tehranipour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Ahmed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Nourani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Synopsys Design Analyzer","article-title":"User Manuals for SYNOPSYS Toolset Version 2000.05-1","year":"2000","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041776"},{"journal-title":"Principles of CMOS VLSI Design","year":"1998","author":"weste","key":"ref30"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1109\/TEST.1999.805630","article-title":"Test Generation for Crosstalk-Induced Delay in Integrated Circuits","author":"chen","year":"1999","journal-title":"Proc Int'l Test Conf (ITC 99)"},{"key":"ref11","first-page":"641","article-title":"Test Generation in VLSI Circuits for Crosstalk Noise","author":"chen","year":"1998","journal-title":"Proc Int l Test Conf (ITC-98)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011162"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378493"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600311"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557045"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307546"},{"key":"ref17","first-page":"413","article-title":"Test Compression using Don't care Identification and Statistical Encoding","author":"kajihara","year":"2002","journal-title":"Proc IEEE Int workshop on Electronic Design Test and Application (DELTA'02)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843834"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378393"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/5.920583"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379068"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041753"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337597"},{"journal-title":"IEEE Standards Board","article-title":"Standard Test Access Port and Boundary-Scan Architecture","year":"2001","key":"ref6"},{"journal-title":"TI-SPICE3 User's and reference manual 1994 Texas Instrument Incorporation","year":"1994","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156158"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894242"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1998.732153"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639695"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/101.808850"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1998.732153"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.695033"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902686"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777322"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/33.239876"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766680"},{"key":"ref25","first-page":"191","article-title":"Test Generation for Maximizing Ground Bounce for Internal Circuitry with Reconvergent Fan-outs","author":"chang","year":"2001","journal-title":"Proc VLSI Test Symp (VTS'01)"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","acronym":"VTEST-03","location":"Napa, CA, USA"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197647.pdf?arnumber=1197647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,26]],"date-time":"2020-03-26T07:46:37Z","timestamp":1585208797000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197647","relation":{},"subject":[]}}