{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:42:33Z","timestamp":1761932553166,"version":"build-2065373602"},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197649","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T14:39:17Z","timestamp":1067611157000},"page":"179-185","source":"Crossref","is-referenced-by-count":7,"title":["An efficient test relaxation technique for synchronous sequential circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"El-Maleh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Al-Utaibi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743186"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011111"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968648"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An Effecient Parallel Fault Simulator for Synchronous Sequential Circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans on Computer Aided Design"},{"key":"ref11","first-page":"79","article-title":"An Efficient Method for Compressing Test Data","author":"yamaguchi","year":"1997","journal-title":"Proc International Test Conference"},{"key":"ref5","first-page":"237","article-title":"LFSR-Coded Test Patterns for Scan Designs","author":"koenemann","year":"1991","journal-title":"Proc European Test Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"ref8","first-page":"382","author":"roy","year":"1988","journal-title":"Compaction of ATPG-Generated Test Sequences for Sequential Circuits"},{"journal-title":"Digital System Testing and Testable Design","year":"1990","author":"abramovici","key":"ref7"},{"key":"ref2","first-page":"42","article-title":"Frequency-directed runlength (FDR) codes with application to system-on-a-chip test data compression","author":"chandra","year":"2001","journal-title":"Proc 19th IEEE VTS"},{"key":"ref9","first-page":"120","article-title":"Generation of Vector Patterns Through Reseeding of Multiple-Polynomial Feedback Shift Registers","author":"hellebrand","year":"1992","journal-title":"IEEE International Test Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843834"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","acronym":"VTEST-03","location":"Napa, CA, USA"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197649.pdf?arnumber=1197649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T01:49:15Z","timestamp":1497577755000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197649","relation":{},"subject":[]}}