{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:12:13Z","timestamp":1742386333709},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197662","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T09:39:17Z","timestamp":1067593157000},"page":"267-272","source":"Crossref","is-referenced-by-count":1,"title":["Energy-efficient logic BIST based on state correlation analysis"],"prefix":"10.1109","author":[{"family":"Xiaoding Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011127"},{"key":"ref12","first-page":"247","article-title":"On Reducing the Peak Power Consumption of Test Sequences","author":"corno","year":"1999","journal-title":"Proc Europ Conf Circuit Theory Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810734"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480134"},{"key":"ref15","first-page":"215","article-title":"On static compaction of test sequences for synchronous sequential circuits","author":"pomeranz","year":"1998","journal-title":"Proc 33rd Design Autom Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805857"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref4","first-page":"848","article-title":"DS-LFSR: A New BIST TPG for Low Heat Dissipation","author":"wang","year":"1997","journal-title":"ITC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011129"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766696"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994606"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref2","first-page":"834","article-title":"Generation of Low Power Dissipation and High Fault Coverage Patterns for Scan-Based BIST","author":"wang","year":"2002","journal-title":"ITC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805617"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1994.367211"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","acronym":"VTEST-03","location":"Napa, CA, USA"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197662.pdf?arnumber=1197662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:45:13Z","timestamp":1489427113000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197662","relation":{},"subject":[]}}