{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:10:08Z","timestamp":1725448208543},"reference-count":26,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197664","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T14:39:17Z","timestamp":1067611157000},"page":"279-284","source":"Crossref","is-referenced-by-count":0,"title":["Development of energy consumption ratio test"],"prefix":"10.1109","author":[{"family":"Xiaoyun Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Kinney","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Vinnakota","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1051","article-title":"Multiple-Parameter CMOS IC Testing with Increased Sensitivity for Iddq","author":"keshavarzi","year":"2000","journal-title":"Proc ITC"},{"key":"ref11","first-page":"92","article-title":"Neighbor Selection for Variance Reduction in Iddq and print Parametric Data","author":"dassch","year":"2001","journal-title":"Proc ITC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/BF00993128"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512623"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557062"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743153"},{"key":"ref16","first-page":"263","article-title":"Detection of Faults and Defects Using DSP","author":"thibeault","year":"1995","journal-title":"Proc VTS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el:19931405"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510897"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805613"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.543707"},{"key":"ref3","first-page":"427","article-title":"Increased CMOS IC Stuck-At Fault Coverage with Reduced Iddq Test sets","author":"frizemeier","year":"1990","journal-title":"Proc ITC"},{"key":"ref6","first-page":"112","article-title":"Current Signature","author":"gattiker","year":"1996","journal-title":"Proc VTS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IDDQ.1997.633022"},{"key":"ref8","first-page":"724","article-title":"IDDQ Testing in Deep Submicron Integrated Circuits","author":"miller","year":"1999","journal-title":"Proc ITC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805800"},{"key":"ref2","first-page":"300","article-title":"Measurement of Quiescent Power Supply Current for CMOS ICs in Production Testing","author":"horning","year":"1987","journal-title":"Proc ITC"},{"key":"ref9","first-page":"738","article-title":"Current Ratios: A Self Scaling Technique for Production IDDQ Testing","author":"maxwell","year":"1999","journal-title":"Proc ITC"},{"key":"ref1","first-page":"25","article-title":"A New Fault Model and Testing Technique for CMOS Devices","author":"malaiya","year":"1982","journal-title":"Proc ITC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041850"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310109"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743300"},{"key":"ref24","first-page":"1060","article-title":"An Analysis of the Delay Defect Detection Capability of the ECR Test Method","author":"kim","year":"2000","journal-title":"Proc ITC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810695"},{"key":"ref26","article-title":"Current Measurement for Dynamic Idd Test","author":"sun","year":"2001","journal-title":"Proc VTS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966655"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","acronym":"VTEST-03","location":"Napa, CA, USA"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197664.pdf?arnumber=1197664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:45:15Z","timestamp":1489441515000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197664","relation":{},"subject":[]}}