{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:39:31Z","timestamp":1742402371350},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197667","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T09:39:17Z","timestamp":1067593157000},"page":"299-304","source":"Crossref","is-referenced-by-count":10,"title":["Design and optimization of multi-level TAM architectures for hierarchical SOCs"],"prefix":"10.1109","author":[{"given":"V.","family":"Iyengar","sequence":"first","affiliation":[]},{"given":"K.","family":"Chakrabarty","sequence":"additional","affiliation":[]},{"given":"M.D.","family":"Krasniewski","sequence":"additional","affiliation":[]},{"given":"G.N.","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1.1?1?1.1?7","article-title":"Test access methodology for system-on-chip testing","author":"chakraborty","year":"2000","journal-title":"Proc Int TECS Workshop"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6527-4_6"},{"key":"ref12","first-page":"892","article-title":"HD2BIST: A hierarchical framework for BIST scheduling, data patterns delivering and diagnosis in SOCs","author":"benso","year":"2000","journal-title":"Proc Int Test Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998318"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994970"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016545607915"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990292"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016541407006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041825"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.769444"},{"key":"ref1","first-page":"111","article-title":"A building block BIST methodology for SOC designs: A case study","author":"chickermane","year":"2001","journal-title":"Proc Int Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","acronym":"VTEST-03","location":"Napa, CA, USA"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197667.pdf?arnumber=1197667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:41:08Z","timestamp":1489408868000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197667","relation":{},"subject":[]}}