{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:50:12Z","timestamp":1759146612633,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197670","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T09:39:17Z","timestamp":1067593157000},"page":"325-330","source":"Crossref","is-referenced-by-count":40,"title":["SOC test scheduling using simulated annealing"],"prefix":"10.1109","author":[{"family":"Wei Zou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Pomeranz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990293"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966728"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"},{"key":"ref13","first-page":"685","article-title":"Integrated Wrapper\/TAM Co-Optimization, Constraint-Driven Test Scheduling, and Tester Data Volume reduction for SOCs","author":"iyengar","year":"2002","journal-title":"DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041804"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by Simulated Annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"journal-title":"ITC2002 SOC benchmarking initiative","year":"0","author":"marinissen","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"journal-title":"IEEE P1500 Website","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812650"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810737"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968697"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915014"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843836"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","acronym":"VTEST-03","location":"Napa, CA, USA"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197670.pdf?arnumber=1197670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T21:49:15Z","timestamp":1497563355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197670","relation":{},"subject":[]}}