{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:42:33Z","timestamp":1761932553528,"version":"build-2065373602"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/vtest.2003.1197678","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T14:39:17Z","timestamp":1067611157000},"page":"379-384","source":"Crossref","is-referenced-by-count":12,"title":["A circuit level fault model for resistive opens and bridges"],"prefix":"10.1109","author":[{"family":"Zhuo Li","sequence":"first","affiliation":[{"name":"Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiang Lu","sequence":"additional","affiliation":[{"name":"Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wangqi Qiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weiping Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.M.H.","family":"Walker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968700"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470715"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805629"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"ref14","first-page":"11","article-title":"A new understanding of bridge defect resistances and process interactions from correlating inductive fault analysis predictions to empirical test results","author":"spica","year":"2001","journal-title":"Proc IEEE Int l Workshop on Defect Based Testing"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643976"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527983"},{"key":"ref6","first-page":"292","article-title":"Resistive shorts” within CMOS gates","author":"hao","year":"1991","journal-title":"ITC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805784"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029634"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292283"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894196"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1993.394020"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","start":{"date-parts":[[2003,5,1]]},"location":"Napa, CA, USA","end":{"date-parts":[[2003,5,1]]}},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197678.pdf?arnumber=1197678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T19:12:18Z","timestamp":1738264338000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1197678\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197678","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}