{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T22:26:57Z","timestamp":1725748017386},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197680","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T09:39:17Z","timestamp":1067593157000},"page":"393-398","source":"Crossref","is-referenced-by-count":2,"title":["Efficient implication-based untestable bridge fault identifier"],"prefix":"10.1109","author":[{"given":"M.","family":"Syal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.B.","family":"Doreswamy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Chakravarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114104"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902681"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/ICVD.2001.902656","article-title":"A graph traversal based framework for sequential logic implication with an application to c-cycle redundancy identification","author":"zhao","year":"2001","journal-title":"Proc VLSI Design Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470717"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.406717"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519701"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337780"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545619"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MDT.1995.466367","article-title":"Identifying untestable faults in sequential circuits","author":"liang","year":"1995","journal-title":"IEEE Design and Test of Computers"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","acronym":"VTEST-03","location":"Napa, CA, USA"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197680.pdf?arnumber=1197680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T21:49:15Z","timestamp":1497563355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197680\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197680","relation":{},"subject":[]}}