{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T04:36:16Z","timestamp":1772771776137,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2003.1197682","type":"proceedings-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T09:39:17Z","timestamp":1067593157000},"page":"410-416","source":"Crossref","is-referenced-by-count":31,"title":["Fault testing for reversible circuits"],"prefix":"10.1109","author":[{"given":"K.N.","family":"Patel","sequence":"first","affiliation":[]},{"given":"J.P.","family":"Hayes","sequence":"additional","affiliation":[]},{"given":"I.L.","family":"Markov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"189","article-title":"Test generation & dynamic compaction of test","author":"goel","year":"1979","journal-title":"Dig Papers Int Test Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.541449"},{"key":"ref12","year":"0","journal-title":"ILOG CPLEX"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1109\/FOCS.1967.33","article-title":"Testing for faults in cellular logic arrays","author":"kautz","year":"1967","journal-title":"Proceedings of the Annual Symposium on Switching and Automata Theory"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref15","author":"nielsen","year":"2000","journal-title":"Quantum Computation and Quantum Information Cambridge University Press"},{"key":"ref16","first-page":"353","article-title":"Reversible logic circuit synthesis","author":"shende","year":"2002","journal-title":"Proc IEEE\/ACM Intl Conf on CAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.536723"},{"key":"ref4","first-page":"21","article-title":"Sur la recherche de l'inverse d'un circuit combinatoire","author":"bertrand","year":"1974","journal-title":"RAIRO"},{"key":"ref3","first-page":"64","article-title":"Sur la recherche de l'inverse d'un automate","author":"bertrand","year":"1974","journal-title":"RAIRO"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.469663"},{"key":"ref5","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1999.757365"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675843"},{"key":"ref9","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"}],"event":{"name":"21st VLSI Test Symposium (VTS 03)","location":"Napa, CA, USA","acronym":"VTEST-03"},"container-title":["Proceedings. 21st VLSI Test Symposium, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8533\/26948\/01197682.pdf?arnumber=1197682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T21:49:15Z","timestamp":1497563355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1197682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vtest.2003.1197682","relation":{},"subject":[]}}