{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:11:27Z","timestamp":1729620687971,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2004.1299222","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"31-36","source":"Crossref","is-referenced-by-count":1,"title":["What does robust testing a subset of paths, tell us about the untested paths in the circuit?"],"prefix":"10.1109","author":[{"given":"M.","family":"Sharma","sequence":"first","affiliation":[]},{"given":"J.H.","family":"Patel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-12273-0"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556972"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041786"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/43.703822"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114949"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894228"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/43.913761"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.331411"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/54.20389"},{"key":"14","first-page":"117","article-title":"Statistical analysis of delay faults - Theory and efficient computation","volume":"51","author":"antreich","year":"1997","journal-title":"AEU Archiv Elektronik Uebertragungstechnik Electron Commun"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.363125"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843863"},{"journal-title":"Enhancing Defect Coverage of VLSI Chips by Using Cost Effective Delay Fault Tests","year":"2003","author":"sharma","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/92.894166"},{"journal-title":"Nonlinear Programming for Operations Research","year":"1975","author":"simmons","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041853"},{"key":"1","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Proceedings of The International Test Conference"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843832"},{"key":"7","doi-asserted-by":"crossref","first-page":"446","DOI":"10.1145\/157485.164970","article-title":"delay fault coverage and performance tradeoffs","author":"lam","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"6","first-page":"159","article-title":"Delay testing LSI logic","author":"shedletsky","year":"1978","journal-title":"The Eigth Annual International Conference on Fault-tolerance Computing"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029639"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14749"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008307516109"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/12.364533"}],"event":{"name":"22nd IEEE VLSI Test Symposium, 2004.","location":"Napa Valley, CA, USA"},"container-title":["22nd IEEE VLSI Test Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9095\/28867\/01299222.pdf?arnumber=1299222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:57:24Z","timestamp":1497599844000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/vtest.2004.1299222","relation":{},"subject":[]}}