{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:54:28Z","timestamp":1747810468337,"version":"3.35.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/vtest.2004.1299223","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"37-42","source":"Crossref","is-referenced-by-count":2,"title":["A statistical fault coverage metric for realistic path delay faults"],"prefix":"10.1109","author":[{"family":"Wangqi Qiu","sequence":"first","affiliation":[{"name":"Dept. of Comput. Sci., Texas A&M Univ., College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiang Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jing Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhuo Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.M.H.","family":"Walker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weiping Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1992.224354"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569900"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167519"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.894166"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894227"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041853"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","article-title":"On Delay Fault Testing in Logic Circuits","volume":"6","author":"lin","year":"1987","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.511566"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470604"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"446","DOI":"10.1145\/157485.164970","article-title":"delay fault coverage and performance tradeoffs","author":"lam","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1995.512098"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041868"},{"key":"ref3","first-page":"342","article-title":"Model for Delay Faults Based Upon Paths","author":"smith","year":"1985","journal-title":"IEEE Int'l Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207873"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557048"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1145\/127601.127633","article-title":"The interdependence between delay-optimization of synthesized networks and testing","author":"williams","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref2","first-page":"418","article-title":"Efficient Test Coverage Determination for Delay Faults","author":"carter","year":"1987","journal-title":"IEEE Int'l Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.52217"},{"key":"ref1","first-page":"89","article-title":"Comparison of AC Self-Testing Procedures","author":"barzilai","year":"1983","journal-title":"IEEE Int'l Test Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.331411"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337547"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/66.29679"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805784"},{"key":"ref26","first-page":"592","article-title":"An Efficient Algorithm for Finding the K Longest Testable Paths Through Each Gate in a Combinational Circuit","author":"qiu","year":"2003","journal-title":"IEEE Int'l Test Conf"},{"key":"ref25","first-page":"379","article-title":"A Circuit Level Fault Model for Resistive Opens and Bridges","author":"li","year":"2003","journal-title":"IEEE VLSI Test Symp"}],"event":{"name":"Proceedings. 22nd IEEE VLSI Test Symposium","start":{"date-parts":[[2004,4,25]]},"location":"Napa Valley, CA, USA","end":{"date-parts":[[2004,4,29]]}},"container-title":["22nd IEEE VLSI Test Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9095\/28867\/01299223.pdf?arnumber=1299223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T19:13:03Z","timestamp":1738264383000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1299223\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/vtest.2004.1299223","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}