{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:24:22Z","timestamp":1725402262619},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2004.1299233","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"109-114","source":"Crossref","is-referenced-by-count":1,"title":["FPGA bridging fault detection and location via differential I\/sub DDQ\/"],"prefix":"10.1109","author":[{"given":"E.","family":"Chmelar","sequence":"first","affiliation":[]},{"given":"S.","family":"Toutounchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"724","article-title":"IDDQ testing in deep submicron integrated circuits","author":"miller","year":"1999","journal-title":"Proc Int Test Conf"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/VTEST.2000.843876"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/VTEST.1996.510844"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/IDDQ.1996.557804"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TEST.2000.894324"},{"key":"ref15","first-page":"1239","article-title":"FPGA interconnect delay fault testing","author":"chmelar","year":"2003","journal-title":"Proc Int Test Conf"},{"year":"2003","journal-title":"Xilinx Inc","article-title":"Xilinx easypath solutions","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/775999.776003"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/MWSCAS.2002.1186792"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/DAC.2000.855275"},{"year":"1992","author":"gulati","journal-title":"Iddq Testing of VLSI Circuits","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TEST.2003.1271114"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6137-8","author":"chakravarty","year":"1997","journal-title":"Introduction to IDDQ Testing"},{"year":"1994","author":"rajsuman","journal-title":"Iddq Testing for CMOS VLSI","key":"ref5"},{"key":"ref8","first-page":"300","article-title":"Measurement of quiescent power supply current for CMOS ICs in production testing","author":"horning","year":"1987","journal-title":"Proc Int Test Conf"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/41.19071"},{"year":"2002","journal-title":"Xilinx Inc The Programmable Logic Data Book Xilinx Inc","key":"ref2"},{"key":"ref1","first-page":"102","article-title":"Some faults need an IDDQ test","author":"makar","year":"1996","journal-title":"Proc IEEE Int Workshop IDDQ Testing"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1109\/VTEST.1999.766658","article-title":"On the comparison of MDDQ and IDDQ testing","author":"thibeault","year":"1999","journal-title":"Proc 17th VLSI Test Symp"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TCAD.2002.804108"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/FPT.2002.1188703"},{"year":"2003","author":"toutounchi","article-title":"Fault emulation testing of programmable logic devices","key":"ref21"}],"event":{"name":"22nd IEEE VLSI Test Symposium, 2004.","location":"Napa Valley, CA, USA"},"container-title":["22nd IEEE VLSI Test Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9095\/28867\/01299233.pdf?arnumber=1299233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:24Z","timestamp":1497585444000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vtest.2004.1299233","relation":{},"subject":[]}}