{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:50:16Z","timestamp":1761580216190},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2004.1299239","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"154-159","source":"Crossref","is-referenced-by-count":33,"title":["A multi-configuration strategy for an application dependent testing of FPGAs"],"prefix":"10.1109","author":[{"given":"M.B.","family":"Tahoori","sequence":"first","affiliation":[]},{"given":"E.J.","family":"McCluskey","sequence":"additional","affiliation":[]},{"given":"M.","family":"Renovell","sequence":"additional","affiliation":[]},{"given":"P.","family":"Faure","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"Column-based precompiled configuration techniques for FPGA fault tolerance","author":"huang","year":"2001","journal-title":"Proc IEEE Symp on Field-Programmable Custom Computing Machines"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745159"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510883"},{"year":"2003","key":"1"},{"key":"7","article-title":"Fault location in FPGA-based reconfigurable systems","author":"mitra","year":"1998","journal-title":"Proc IEEE Int'l High Level Design Validation and Test Workshop"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1999.794478"},{"key":"5","first-page":"245","article-title":"Design for application-dependent testability of FPGAs","author":"krasniewski","year":"1997","journal-title":"Proc Int'l Workshop on Logic and Architecture Synthesis"},{"key":"4","first-page":"167","article-title":"Application-dependent testability of FPGA-based circuits designed using functional decomposition","author":"krasniewski","year":"1996","journal-title":"Proc IFBP Workshop on Logic and Architecture Synthesis"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966716"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777814"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188703"},{"journal-title":"The Programmable Logic Data Book 2003","year":"2003","key":"12"}],"event":{"name":"22nd IEEE VLSI Test Symposium, 2004.","location":"Napa Valley, CA, USA"},"container-title":["22nd IEEE VLSI Test Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9095\/28867\/01299239.pdf?arnumber=1299239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:15:11Z","timestamp":1489439711000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vtest.2004.1299239","relation":{},"subject":[]}}