{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:40:41Z","timestamp":1729669241571,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2004.1299250","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"243-248","source":"Crossref","is-referenced-by-count":0,"title":["Memory BIST using ESP"],"prefix":"10.1109","author":[{"family":"Xiaogang Du","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.E.","family":"Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wu-Tung Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Rayhawk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Testing Semiconductor memories: Theory and Practice","year":"1999","author":"ad","key":"ref10"},{"key":"ref11","first-page":"3","article-title":"Built-In Self-Test Process Guide","year":"2002","journal-title":"Software Version 8 2002_2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25661"},{"key":"ref13","first-page":"17","article-title":"A Scan-BIST Environment for Testing Embedded Memories","author":"karim","year":"2002","journal-title":"Proc IEEE Int Workshop MTDT"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655905"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998413"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894264"},{"journal-title":"International Technology Roadmap for Semiconductors Test and Test Equipment","year":"2000","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743277"},{"key":"ref5","first-page":"3.4.1","article-title":"A New Test Methodology for Testing Embedded Memories in Core Based System-on-a-Chip ICs","author":"rajsuman","year":"1998","journal-title":"Proc IEEE International Workshop Testing Embedded Cores Based System"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966722"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/35.769279"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966630"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.922800","article-title":"design and test of large embedded memories: an overview","volume":"18","author":"rajsuman","year":"2001","journal-title":"IEEE Design and Test of Computers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.726568"}],"event":{"name":"22nd IEEE VLSI Test Symposium, 2004.","location":"Napa Valley, CA, USA"},"container-title":["22nd IEEE VLSI Test Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9095\/28867\/01299250.pdf?arnumber=1299250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:24Z","timestamp":1497585444000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vtest.2004.1299250","relation":{},"subject":[]}}