{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:34:43Z","timestamp":1729658083240,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2004.1299259","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"319-324","source":"Crossref","is-referenced-by-count":9,"title":["Cost-driven selection of parity trees"],"prefix":"10.1109","author":[{"given":"S.","family":"Almukhaizim","sequence":"first","affiliation":[]},{"given":"P.","family":"Drineas","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Makris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"15","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"16","article-title":"SIS: A system for sequential circuit synthesis","volume":"ucb erl m92 41","author":"sentovich","year":"1992","journal-title":"ERL MEMO No UCB\/ERL M92\/41"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724540"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1699114"},{"key":"11","first-page":"1","article-title":"Spatial entropy - A unified attribute to model dynamic communication in VLSI circuits","volume":"uiuc tr92 41","author":"rajgopal","year":"1992","journal-title":"Tech Rep"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/82.644047"},{"journal-title":"Error Detection Circuits","year":"1993","author":"goessel","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966670"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.543772"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511814075"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"7"},{"key":"6","first-page":"302","article-title":"An entropy measure for the complexity of multi-output boolean functions","author":"cheng","year":"1990","journal-title":"Design Automation Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268910"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"9","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/OLT.2003.1214364","article-title":"Synthesis of low-cost parity-based partially self-checking circuits","author":"mohanram","year":"2003","journal-title":"International On-Line Testing Symposium"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510852"}],"event":{"name":"22nd IEEE VLSI Test Symposium, 2004.","location":"Napa Valley, CA, USA"},"container-title":["22nd IEEE VLSI Test Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9095\/28867\/01299259.pdf?arnumber=1299259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T15:07:02Z","timestamp":1527692822000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vtest.2004.1299259","relation":{},"subject":[]}}