{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:07:56Z","timestamp":1759147676654},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2004.1299265","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"359-364","source":"Crossref","is-referenced-by-count":27,"title":["Defect-aware SOC test scheduling"],"prefix":"10.1109","author":[{"given":"E.","family":"Larsson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Pouget","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zebo Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/ETW.2003.1231668","article-title":"An efficient approach to soc wrapper design, TAM configuration and test scheduling","author":"pouget","year":"2003","journal-title":"Formal Proceedings of European Test Workshop 2003 (ETW'03)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743167"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250829"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990293"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805772"},{"key":"1","first-page":"105","article-title":"Sessionless test scheme: Power-constrained test scheduling for system-on-a-chip","author":"flottes","year":"2001","journal-title":"Proceedings of the 11th IF1P on VLSI-SoC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.285252"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994970"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.929577"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966728"},{"key":"4","doi-asserted-by":"crossref","first-page":"494","DOI":"10.1145\/127601.127718","article-title":"Optimal ordering of analog integrated circuit tests to minimize test time","author":"huss","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"}],"event":{"name":"22nd IEEE VLSI Test Symposium, 2004.","location":"Napa Valley, CA, USA"},"container-title":["22nd IEEE VLSI Test Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9095\/28867\/01299265.pdf?arnumber=1299265","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:24Z","timestamp":1497585444000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299265\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vtest.2004.1299265","relation":{},"subject":[]}}