{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T16:03:54Z","timestamp":1730304234371,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2004.1299266","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"365-371","source":"Crossref","is-referenced-by-count":9,"title":["Designing reconfigurable multiple scan chains for systems-on-chip"],"prefix":"10.1109","author":[{"given":"Md.S.","family":"Quasem","sequence":"first","affiliation":[]},{"given":"S.","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"1023","article-title":"Test wrapper and test access mechanism co-optimization for system-on-chip","author":"iyegnar","year":"2001","journal-title":"Proceedings IEEE International Test Conference"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/TEST.1992.527836"},{"key":"10","article-title":"Designing multiple scan chains for SOC","volume":"ceng 2003 1","author":"quasem","year":"2003","journal-title":"Technical Report CENG"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TEST.1998.743146"},{"year":"2003","author":"van degoor","journal-title":"Digital System Testing","key":"7"},{"key":"6","first-page":"523","article-title":"An integrated system-on-chlp test framework","author":"larsson","year":"2001","journal-title":"International Conference on Computer Aided Design"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/VTEST.2003.1197670"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/TC.2003.1252857"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ATS.2003.1250849"},{"year":"0","author":"marinissen","journal-title":"ITC2002 SOC benchmarking initiative","key":"8"}],"event":{"name":"22nd IEEE VLSI Test Symposium, 2004.","location":"Napa Valley, CA, USA"},"container-title":["22nd IEEE VLSI Test Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9095\/28867\/01299266.pdf?arnumber=1299266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:09:12Z","timestamp":1489439352000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vtest.2004.1299266","relation":{},"subject":[]}}