{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:24:57Z","timestamp":1725387897715},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.2004.1299269","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"389-394","source":"Crossref","is-referenced-by-count":0,"title":["Efficient ATPG for design validation based on partitioned state exploration histories"],"prefix":"10.1109","author":[{"family":"Qingwei Wu","sequence":"first","affiliation":[]},{"given":"M.S.","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"404","article-title":"Architecture validation for processors","author":"ho","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896462"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915025"},{"key":"ref6","article-title":"A study in coverage-driven test generation","author":"benjamin","year":"1999","journal-title":"Prof DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref5","article-title":"Coverage-directed test generation using symbolic techniques","author":"geist","year":"1996","journal-title":"Int Conf CAD"},{"key":"ref12","first-page":"1125","article-title":"ITC99 benchmark circuits-preliminary results","author":"davidson","year":"1999","journal-title":"Proc Int'l Test Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033793"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.656068"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094687"},{"key":"ref9","first-page":"281","article-title":"Efficient Sequential ATPG Based on Partitioned Finite-State-Machine Traversal","author":"wu","year":"2003","journal-title":"Proc Intl Test Conf"},{"key":"ref1","article-title":"Symbolic model checking: 1020 states and beyond","author":"burch","year":"1990","journal-title":"IEEE Symp Logic in CS"}],"event":{"name":"22nd IEEE VLSI Test Symposium, 2004.","location":"Napa Valley, CA, USA"},"container-title":["22nd IEEE VLSI Test Symposium, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9095\/28867\/01299269.pdf?arnumber=1299269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:24:20Z","timestamp":1489454660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vtest.2004.1299269","relation":{},"subject":[]}}