{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:27:10Z","timestamp":1761647230011},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011103","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"3-8","source":"Crossref","is-referenced-by-count":61,"title":["Novel techniques for achieving high at-speed transition fault test coverage for Motorola's microprocessors based on PowerPC\/spl trade\/ instruction set architecture"],"prefix":"10.1109","author":[{"given":"N.","family":"Tendolkar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Raina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Woltenberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xijiang Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Swanson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Aldrich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"342","article-title":"Model for Delay Faults Based on Paths","author":"smith","year":"1985","journal-title":"Proc International Test Conference"},{"key":"ref3","first-page":"542","article-title":"Transition Fault Simulation by Parallel Pattern Single Fault Propagation","author":"waicukauski","year":"1986","journal-title":"Proc International Test Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894200"},{"key":"ref5","first-page":"137","article-title":"DFT Advances in the Motorola's MPC7400, a Power-PC™1 Microprocessor","author":"pyron","year":"1999","journal-title":"Proc International Test Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1985.1586020"},{"key":"ref9","article-title":"A Study of FastScan™ Transition Fault ATPG Capability for PowerPC™ Microprocessors","author":"tendolkar","year":"1998","journal-title":"Mentor Graphics Users Group International Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743135"}],"event":{"name":"20th IEEE VLSI Test Symposium (VTS 2002)","acronym":"VTEST-02","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011103.pdf?arnumber=1011103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T23:15:08Z","timestamp":1489187708000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011103","relation":{},"subject":[]}}