{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:44Z","timestamp":1759146824669,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011111","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"53-59","source":"Crossref","is-referenced-by-count":38,"title":["An efficient test relaxation technique for combinational & full-scan sequential circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"El-Maleh","sequence":"first","affiliation":[]},{"given":"A.","family":"Al-Suwaiyan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.662677"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An Effecient Parallel Fault Simulator for Synchronous Sequential Circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans on Computer Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808576"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519510"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144279"},{"article-title":"Digital System Testing and Testable Design","year":"1990","author":"abramovici","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.469663"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923418"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923416"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"}],"event":{"name":"20th IEEE VLSI Test Symposium (VTS 2002)","acronym":"VTEST-02","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011111.pdf?arnumber=1011111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:40:44Z","timestamp":1497566444000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011111","relation":{},"subject":[]}}