{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T15:24:55Z","timestamp":1753889095500},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011113","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"69-74","source":"Crossref","is-referenced-by-count":58,"title":["Statistical post-processing at wafersort-an alternative to burn-in and a manufacturable solution to test limit setting for sub-micron technologies"],"prefix":"10.1109","author":[{"given":"R.","family":"Madge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Rehani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Cota","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.R.","family":"Daasch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Microprocessor Reliability Performance as a Function of Die Location for a 0.25u, Five Layer Metal CMOS Logic Process","author":"riordan","year":"1999","journal-title":"International Reliability Physics Symposium"},{"key":"ref3","first-page":"207","article-title":"Improving Delta-IDDQ-based Test Methods","author":"thibeault","year":"2000","journal-title":"Proceedings ITC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843877"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843876"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref7","article-title":"Neighbor Selection for Variance Reduction in IDDQ and Other Parametric Data","author":"daasch","year":"2001","journal-title":"ITC"},{"key":"ref2","first-page":"189","article-title":"Variance Reduction using Wafer Patterns in IDDQ Data","author":"daasch","year":"2000","journal-title":"Proceedings ITC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923457"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510844"}],"event":{"name":"20th IEEE VLSI Test Symposium (VTS 2002)","acronym":"VTEST-02","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011113.pdf?arnumber=1011113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T11:50:27Z","timestamp":1489146627000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011113","relation":{},"subject":[]}}