{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:38Z","timestamp":1759147178599},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011128","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"160-165","source":"Crossref","is-referenced-by-count":62,"title":["Test vector modification for power reduction during scan testing"],"prefix":"10.1109","author":[{"given":"S.","family":"Kajihara","sequence":"first","affiliation":[]},{"given":"K.","family":"Ishida","sequence":"additional","affiliation":[]},{"given":"K.","family":"Miyase","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/12.663775"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/VTEST.2000.843873"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ICCAD.2001.968648"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/VTEST.2000.843824"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/43.476580"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/43.736572"},{"year":"1992","author":"weste","journal-title":"Principles of CMOS VLSI Design A System Perspective","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TC.1981.1675757"},{"year":"2000","author":"bushnell","journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/92.585217"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/VTEST.1999.766700"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/VTEST.1993.313316"}],"event":{"acronym":"VTEST-02","name":"20th IEEE VLSI Test Symposium (VTS 2002)","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011128.pdf?arnumber=1011128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:41:46Z","timestamp":1489164106000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011128","relation":{},"subject":[]}}