{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:53:51Z","timestamp":1730303631214,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011139","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"201-206","source":"Crossref","is-referenced-by-count":1,"title":["Filters designed for testability wrapped on the Mixed-Signal Test Bus"],"prefix":"10.1109","author":[{"given":"J.V.","family":"Calvano","sequence":"first","affiliation":[]},{"given":"V.C.","family":"Alves","sequence":"additional","affiliation":[]},{"given":"M.","family":"Lubaszewski","sequence":"additional","affiliation":[]},{"given":"A.C.","family":"Mesquita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Analog and Mixed-Signal Benchmark Circuits - First Release","author":"kaminska","year":"1998","journal-title":"ITC"},{"key":"ref3","article-title":"A Unified Approach for Fault Simulation of Linear Mixed-Signal Circuits","volume":"9","author":"balivada","year":"1993","journal-title":"JETTA"},{"journal-title":"Introductory System Engineering","year":"1972","author":"truxal","key":"ref10"},{"key":"ref6","first-page":"121","article-title":"Fault Models and Test Generation for OpAmp Circuits - the FFM","volume":"17","author":"calvano","year":"2001","journal-title":"JETTA"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abromovici","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843861"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/101.481204"},{"journal-title":"Mixed-Signal Working Group of the TTTC of the IEEE Computer Society P1149 4 - Standard for a Mixed-Signal Test Bus IEEE Std Dept","year":"1997","key":"ref2"},{"key":"ref9","article-title":"Synthesizing Testable Electrical Networks with 1st order building blocks","author":"calvano","year":"2001","journal-title":"IEEE IMSTW"},{"journal-title":"Testability Primer In Texas Instruments Application Note","article-title":"Joint Test Action Group","year":"1996","key":"ref1"}],"event":{"name":"20th IEEE VLSI Test Symposium (VTS 2002)","acronym":"VTEST-02","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011139.pdf?arnumber=1011139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T11:34:06Z","timestamp":1489145646000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011139","relation":{},"subject":[]}}