{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:54:14Z","timestamp":1759146854498},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011146","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"253-258","source":"Crossref","is-referenced-by-count":108,"title":["On using rectangle packing for SOC wrapper\/TAM co-optimization"],"prefix":"10.1109","author":[{"given":"V.","family":"Iyengar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.J.","family":"Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915014"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990292"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"article-title":"ITC 2002 SOC bench-marking initiative","year":"0","author":"marinissen","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894301"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1137\/0209062"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990293"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004585"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998318"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/371254.371258"},{"key":"ref1","first-page":"448","author":"aerts","year":"1998","journal-title":"Scan chain design for test time reduction in core-based ICs Proc Int Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994970"}],"event":{"name":"20th IEEE VLSI Test Symposium (VTS 2002)","acronym":"VTEST-02","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011146.pdf?arnumber=1011146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T17:06:17Z","timestamp":1489165577000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011146","relation":{},"subject":[]}}