{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:59:27Z","timestamp":1725728367881},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011151","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"269-274","source":"Crossref","is-referenced-by-count":4,"title":["Exploiting dominance and equivalence using fault tuples"],"prefix":"10.1109","author":[{"given":"K.N.","family":"Dwarakanath","sequence":"first","affiliation":[]},{"given":"R.D.","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(91)90449-4"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abromovici","key":"ref3"},{"key":"ref6","first-page":"1125","article-title":"Panel 6: ITC'99 Benchmark Circuits - Preliminary Results","author":"davidson","year":"1999","journal-title":"Proc of International Test Conference"},{"key":"ref5","first-page":"695","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc 1985 Int Symp Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114936"},{"key":"ref7","article-title":"Fault Tuples: A Paradigm for Universal Test Analysis","author":"dwarakanath","year":"2001","journal-title":"Tech Rep CMUCAD 01–21 Carnegie Mellon University"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894283"},{"key":"ref9","first-page":"342","article-title":"A Model for Delay Faults Based upon Paths","author":"smith","year":"1985","journal-title":"Proc International Test Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337779"}],"event":{"name":"20th IEEE VLSI Test Symposium (VTS 2002)","acronym":"VTEST-02","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011151.pdf?arnumber=1011151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T11:34:24Z","timestamp":1489145664000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011151","relation":{},"subject":[]}}