{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:02:16Z","timestamp":1725454936247},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011152","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:42:54Z","timestamp":1056559374000},"page":"275-280","source":"Crossref","is-referenced-by-count":1,"title":["Is state mapping essential for equivalence checking custom memories in scan-based designs?"],"prefix":"10.1109","author":[{"given":"N.","family":"Krishnamurthy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Bhadra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.S.","family":"Abadir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"98","article-title":"Synchronous Circuit Verification by Symbolic Simulation: An Illustration","author":"beatty","year":"1990","journal-title":"Advanced Research in VLSI Proceedings of the 6th MIT Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.936246"},{"key":"ref10","article-title":"Equivalence Checking for SOC Custom Blocks","author":"napper","year":"2001","journal-title":"Cover Story Integrated System Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF01383966"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"596","DOI":"10.1145\/196244.196575","article-title":"formally verifying a microprocessor using a simulation methodology","author":"beatty","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref8","first-page":"649","article-title":"Formal Verification of PowerPc arrays using symbolic trajectory evaluation","author":"pandey","year":"1996","journal-title":"33rd ACM\/IEEE DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557147"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.895007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597138"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0023717"}],"event":{"name":"20th IEEE VLSI Test Symposium (VTS 2002)","acronym":"VTEST-02","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011152.pdf?arnumber=1011152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:40:44Z","timestamp":1497552044000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011152","relation":{},"subject":[]}}