{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:41:03Z","timestamp":1725439263178},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vts.2002.1011161","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:42:54Z","timestamp":1056573774000},"page":"328-335","source":"Crossref","is-referenced-by-count":5,"title":["A test generation method using a compacted test table and a test generation method using a compacted test plan table for RTL data path circuits"],"prefix":"10.1109","author":[{"given":"T.","family":"Hosokawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Date","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Muraoka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557123"},{"key":"ref3","first-page":"485","article-title":"Design for testability strategies using full\/partial scan designs and test point insertions to reduce test application times","author":"hosokawa","year":"2001","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.124404"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812625"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528807"},{"key":"ref8","first-page":"329","article-title":"A design for testability for RTL circuits using control\/dataflow extraction","author":"ghosh","year":"1996","journal-title":"Proc IEEE\/ACM Int Conf on CAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370371"},{"article-title":"Digital systems testing and testable design","year":"1990","author":"abramovici","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810750"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4317.001.0001","article-title":"Logic testing and design for testability","author":"fujiwara","year":"1985"}],"event":{"name":"20th IEEE VLSI Test Symposium (VTS 2002)","acronym":"VTEST-02","location":"Monterey, CA, USA"},"container-title":["Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7901\/21789\/01011161.pdf?arnumber=1011161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,23]],"date-time":"2020-03-23T22:58:44Z","timestamp":1585004324000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1011161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vts.2002.1011161","relation":{},"subject":[]}}