{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T19:40:01Z","timestamp":1738266001319,"version":"3.35.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/vts.2010.5469547","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T13:00:33Z","timestamp":1275051633000},"page":"307-312","source":"Crossref","is-referenced-by-count":1,"title":["A novel hybrid delay testing scheme with low test power, volume, and time"],"prefix":"10.1109","author":[{"given":"Zhen","family":"Chen","sequence":"first","affiliation":[{"name":"Dept. of Comp. Sci. and Techn., Tsinghua University, Beijing 100084, China"}]},{"given":"Sharad","family":"Seth","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of Nebraska-Lincoln, Lincoln NE 68588-0115, U.S.A."}]},{"given":"Dong","family":"Xiang","sequence":"additional","affiliation":[{"name":"School of Software, Tsinghua University, Beijing 100084, P. R. China"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TEST.1999.805824"},{"key":"ref11","first-page":"1969","article-title":"Hybrid delay scan: A low hardware overhead scan based delay test techniques for high fault coverage and compact test sets","author":"wang","year":"2004","journal-title":"Proc of DATE"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ETS.2006.18"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCAD.2008.2006091"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TEST.2003.1270872"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/VLSI.Design.2010.44"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TC.2007.1002"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISCAS.2010.5537687"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/VTEST.2003.1197627"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/FTCS.1999.781060"},{"key":"ref4","first-page":"32","article-title":"An enhancement to LSSD and some applications of LSSD in reliability, availability, and service-ability","author":"dasgupta","year":"1981","journal-title":"Proc IEEE Fault-Tolerant Computing Symp"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TEST.1992.527892"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TEST.2001.966687"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MDT.2002.1003802"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MDT.2006.105"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCAD.2004.826558"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/92.311647"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/43.251160"},{"key":"ref9","first-page":"187","article-title":"Improving transition delay fault coverage using hybrid scan-based technique","author":"amhed","year":"2005","journal-title":"Proc of 20th IEEE Int Symp on Defect and Fault-Tolerance in VLSI Systems"},{"key":"ref20","first-page":"146","article-title":"The ATPG conflict-driven scan chain configuration for high transition fault coverage and low test cost","author":"chen","year":"2009","journal-title":"Proc of VTS"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/VTEST.2000.843824"}],"event":{"name":"2010 28th VLSI Test Symposium (VTS)","start":{"date-parts":[[2010,4,19]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2010,4,22]]}},"container-title":["2010 28th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5464131\/5469528\/05469547.pdf?arnumber=5469547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T19:10:28Z","timestamp":1738264228000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5469547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vts.2010.5469547","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}