{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:11:33Z","timestamp":1725433893404},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/vts.2010.5469566","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T09:00:33Z","timestamp":1275037233000},"page":"250-250","source":"Crossref","is-referenced-by-count":0,"title":["Innovative practices session 7C: Verification and testing challenges in high-level synthesis"],"prefix":"10.1109","author":[{"given":"Sandip","family":"Ray","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jayanta","family":"Bhadra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2010 28th VLSI Test Symposium (VTS)","start":{"date-parts":[[2010,4,19]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2010,4,22]]}},"container-title":["2010 28th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5464131\/5469528\/05469566.pdf?arnumber=5469566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:08:50Z","timestamp":1489849730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5469566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/vts.2010.5469566","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}