{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:19:15Z","timestamp":1725545955845},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/vts.2010.5469591","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T09:00:33Z","timestamp":1275037233000},"page":"147-152","source":"Crossref","is-referenced-by-count":3,"title":["Theoretical analysis for low-power test decompression using test-slice duplication"],"prefix":"10.1109","author":[{"given":"Szu-Pang","family":"Mu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mango C.-T.","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Synopsys Design Compiler","year":"0","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.47"},{"key":"ref11","article-title":"Techniques for reducing power dissipation during test application in full scan circuits","author":"chakravarty","year":"1998","journal-title":"IEEE TCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270874"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.913754"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811452"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1057"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1223641"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998300"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.55"},{"key":"ref19","first-page":"732","article-title":"Test Application Time and Volumn Compression through Seed Overlapping","author":"rao","year":"2003","journal-title":"ACM\/IEEE DAC"},{"key":"ref28","first-page":"1142","article-title":"QC-Fill: An X-Fill method for quick-and-cool scan test","author":"tzeng","year":"2009","journal-title":"DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.37"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923456"},{"year":"0","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966687"},{"key":"ref8","first-page":"265","article-title":"On low-capture-power test generaion for scan testing","author":"wen","year":"2005","journal-title":"IEEE VTS"},{"key":"ref7","article-title":"Preferred fill a scalable method to reduce capture power for scan based designs","author":"remersaro","year":"2006","journal-title":"IEEE ITC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011127"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref20","first-page":"237","article-title":"LFSR-Coded Test Patterns for Scan Designs","author":"koenemann","year":"1991","journal-title":"European Test Conference"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270871"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref23","first-page":"894","article-title":"Two-Dimentional Test Data Compression for Scan-Based Deterministic BIST","author":"liang","year":"2001","journal-title":"IEEE LTC"},{"key":"ref26","article-title":"A Multilayer Data Copy Scheme for Low Cost Test with Controlled Scan-In Power for multiple Scan Chain Designs","author":"lin","year":"2006","journal-title":"IEEE ITC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375223"}],"event":{"name":"2010 28th VLSI Test Symposium (VTS)","start":{"date-parts":[[2010,4,19]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2010,4,22]]}},"container-title":["2010 28th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5464131\/5469528\/05469591.pdf?arnumber=5469591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:30:01Z","timestamp":1489887001000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5469591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/vts.2010.5469591","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}