{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:56Z","timestamp":1759147436096},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/vts.2010.5469593","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T09:00:33Z","timestamp":1275037233000},"page":"135-140","source":"Crossref","is-referenced-by-count":10,"title":["A generic low power scan chain wrapper for designs using scan compression"],"prefix":"10.1109","author":[{"given":"Amit","family":"Sabne","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Tiwari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhijeet","family":"Shrivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srivaths","family":"Ravi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rubin","family":"Parekhji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"DFTCMax User Guide","year":"2009","key":"ref10"},{"key":"ref11","article-title":"Fan-out and Statistical Power Estimation based Scan Cell Gating for Combinational Shift Power Reduction","author":"vishwanath","year":"2009","journal-title":"Proc SNUG (India)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011127"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700585"},{"key":"ref4","article-title":"Preferred fill: A scaleable method to reduce capture power for scan based designs","author":"remersaro","year":"2006","journal-title":"Proc ITC"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/ISVLSI.2005.53","article-title":"On reducing peak current and power during test","author":"li","year":"2005","journal-title":"Proc IEEE Comp Society Annual Symp onVLSI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270873"},{"key":"ref5","article-title":"Low-capture-power test generation for scan-based at-speed testing","author":"wen","year":"2005","journal-title":"Proc ITC"},{"journal-title":"Tetramax User Guide","year":"2009","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.155"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref9","first-page":"242","article-title":"Partial Gating Optimization for Power Reduction During Test Application","author":"eishoukry","year":"2005","journal-title":"Proc ATS"}],"event":{"name":"2010 28th VLSI Test Symposium (VTS)","start":{"date-parts":[[2010,4,19]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2010,4,22]]}},"container-title":["2010 28th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5464131\/5469528\/05469593.pdf?arnumber=5469593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,29]],"date-time":"2019-05-29T12:20:21Z","timestamp":1559132421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5469593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2010.5469593","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}