{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:53:06Z","timestamp":1725497586643},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/vts.2010.5469607","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T13:00:33Z","timestamp":1275051633000},"page":"93-98","source":"Crossref","is-referenced-by-count":3,"title":["Low-power test planning for arbitrary at-speed delay-test clock schemes"],"prefix":"10.1109","author":[{"given":"Christian G.","family":"Zoellin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1958.5222661"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105553"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105552"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270316"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391680"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/43.703833"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/BF00993316"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246236"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/BF00137392"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"journal-title":"Power-Aware Testing and Test Strategies for Low Power Devices","year":"2009","author":"girard","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358090"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437560"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011127"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297695"},{"key":"ref19","first-page":"521","article-title":"Scan test planning for power reduction","author":"imhof","year":"2007","journal-title":"Proceedings of the 44th Design Automation Conference DAC 2007 San Diego CA USA June 4–8"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583967"},{"key":"ref4","first-page":"1296","article-title":"Hybrid delay scan: A low hardware overhead scan-based delay test technique for high fault coverage and compact test sets","author":"wang","year":"2004","journal-title":"2004 Design Automation and Test in Europe Conference and Exposition (DATE 2004) 16–20 February 2004 Paris France"},{"key":"ref27","first-page":"200","article-title":"Self-testing of multichip logic modules","author":"bardell","year":"1982","journal-title":"Proc IEEE International Test Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232256"},{"key":"ref6","article-title":"Models for delay faults","author":"reddy","year":"2009","journal-title":"Models in Hardware Testing-Lecture Notes of the Forum in Honor of Christian Landrault"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.69"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.91"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.49"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700648"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref22","first-page":"58","article-title":"A new ATPG method for efficient capture power reduction during scan testing","author":"wen","year":"2006","journal-title":"24th IEEE VLSI Test Symposium (VTS 2006) 30 April ? 4 May 2006 Berkeley California USA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670912"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923454"},{"key":"ref23","first-page":"1","article-title":"Preferred fill: A scalable method to reduce capture power for scan based designs","author":"remersaro","year":"2006","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181690"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"}],"event":{"name":"2010 28th VLSI Test Symposium (VTS)","start":{"date-parts":[[2010,4,19]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2010,4,22]]}},"container-title":["2010 28th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5464131\/5469528\/05469607.pdf?arnumber=5469607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:33:42Z","timestamp":1489901622000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5469607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/vts.2010.5469607","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}