{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:46:59Z","timestamp":1725612419761},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/vts.2010.5469625","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T09:00:33Z","timestamp":1275037233000},"page":"33-38","source":"Crossref","is-referenced-by-count":5,"title":["Reducing test time and area overhead of an embedded memory array built-in repair analyzer with optimal repair rate"],"prefix":"10.1109","author":[{"given":"Jaeyong","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joonsung","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eonjo","family":"Byun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheol-Jong","family":"Woo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223639"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805645"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"article-title":"Efficiently enumerating the subsets of a set","year":"2000","author":"loughry","key":"ref13"},{"key":"ref14","first-page":"895","article-title":"At-speed built-in self-repair analyzer for embedded word-oriented memories","author":"du","year":"2004","journal-title":"Proc Int Conf VLSI Design"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2005","author":"weste","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69311-6_10"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1109\/ETS.2007.10","article-title":"An integrated built-in test and repair approach for memories with 2d redundancy","author":"oehler","year":"2007","journal-title":"Proc Eur Test Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299251"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.30"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295278"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2004.1327984"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2001.922797"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"}],"event":{"name":"2010 28th VLSI Test Symposium (VTS)","start":{"date-parts":[[2010,4,19]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2010,4,22]]}},"container-title":["2010 28th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5464131\/5469528\/05469625.pdf?arnumber=5469625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T04:46:41Z","timestamp":1497847601000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5469625\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vts.2010.5469625","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}