{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:29:42Z","timestamp":1729661382174,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/vts.2010.5469627","type":"proceedings-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T09:00:33Z","timestamp":1275037233000},"page":"21-26","source":"Crossref","is-referenced-by-count":3,"title":["Automatic generation of memory built-in self-repair circuits in SOCs for minimizing test time and area cost"],"prefix":"10.1109","author":[{"given":"Tsu-Wei","family":"Tseng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Sheng","family":"Hou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"366","article-title":"A processor-based built-in self-repair design for embedded memories","author":"su","year":"2003","journal-title":"in Proc 12th IEEE Asian Test Symp (ATS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387365"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/TVLSI.2005.848824","article-title":"A built-in self-repair design for RAMs with 2-D redundancies","volume":"13","author":"li","year":"2005","journal-title":"IEEE Trans on VLSI Systems"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/TVLSI.2005.863189","article-title":"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy","volume":"14","author":"lu","year":"2006","journal-title":"IEEE Trans on VLSI Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297688"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.4"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1109\/ETS.2007.10","article-title":"An integrated built-in test and repair approach for memories with 2d redundancy","author":"ohler","year":"2007","journal-title":"IEEE European Test Symposium (ETS)"},{"key":"ref18","first-page":"356","article-title":"Test scheduling of BISTed memory cores for SOC","author":"wang","year":"2002","journal-title":"in Proc 11th IEEE Asian Test Symp (ATS)"},{"key":"ref19","first-page":"671","article-title":"A memory grouping method for sharing memory BIST logic","author":"miyazaki","year":"2006","journal-title":"Proc IEEE Asia and South Pacific Design Automation Conf (ASPDAC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966724"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805645"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805644"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261044"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref2","first-page":"1112","article-title":"Built in self repair for embedded high density SRAM","author":"kim","year":"1998","journal-title":"Proc Int'l Test Conf (ITC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2010.42"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159742"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.26"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903940"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1049\/iet-cdt:20060128","article-title":"Testing scheduling for built-in self-tested embedded srams with data retention faults","volume":"1","author":"xu","year":"2007","journal-title":"IET Proc Computers and Digital Technqiues"},{"key":"ref24","first-page":"919","article-title":"RAISIN: A tool for evaluating redundancy analysis schemes in reparable embedded memories","volume":"24","author":"huang","year":"2007","journal-title":"IEEE Design & Test of Computers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5032-4"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"}],"event":{"name":"2010 28th VLSI Test Symposium (VTS)","start":{"date-parts":[[2010,4,19]]},"location":"Santa Cruz, CA, USA","end":{"date-parts":[[2010,4,22]]}},"container-title":["2010 28th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5464131\/5469528\/05469627.pdf?arnumber=5469627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T04:46:41Z","timestamp":1497847601000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5469627\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/vts.2010.5469627","relation":{},"subject":[],"published":{"date-parts":[[2010,4]]}}}