{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:51Z","timestamp":1763468031338,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/vts.2011.5783728","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T20:35:25Z","timestamp":1307478925000},"page":"241-246","source":"Crossref","is-referenced-by-count":10,"title":["Enhancing online error detection through area-efficient multi-site implications"],"prefix":"10.1109","author":[{"given":"N.","family":"Alves","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Dworak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. I.","family":"Bahar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Nepal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5315"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194770"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/10722167_40"},{"key":"ref13","first-page":"897","article-title":"A low-cost concurrent error detection technique for processor control logic","author":"vemu","year":"2008","journal-title":"DATE"},{"key":"ref14","first-page":"254","article-title":"On finding functionally identical and functionally opposite lines in combinational logic circuits","author":"pomeranz","year":"1996","journal-title":"VLSI Design Conf"},{"key":"ref15","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"ISCAS"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"journal-title":"ITC99 Benchmarks","year":"2010","key":"ref17"},{"key":"ref18","article-title":"Constructing area-proportional venn and euler diagrams with three circles","author":"chow","year":"2005","journal-title":"Euler Diagrams Workshop 2005"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1109\/MICRO.2001.991120","article-title":"Dual use of superscalar datapath for transient-fault detection and recovery","author":"ray","year":"2001","journal-title":"Intl Symp on Microarchitecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0463"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"ref7","first-page":"43","article-title":"Probabilistic logics and synthesis of reliable organisms from unreliable components","author":"von neumann","year":"1956","journal-title":"Automata Studies"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347839"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043590"},{"key":"ref9","first-page":"2957","article-title":"Selective triple modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs","volume":"51","author":"sedmak","year":"2005","journal-title":"IEEE Trans on Nuclear Science"}],"event":{"name":"2011 IEEE VLSI Test Symposium (VTS)","start":{"date-parts":[[2011,5,1]]},"location":"Dana Point, CA, USA","end":{"date-parts":[[2011,5,5]]}},"container-title":["29th VLSI Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5772241\/5783722\/05783728.pdf?arnumber=5783728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T13:44:51Z","timestamp":1560260691000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vts.2011.5783728","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}