{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:58:56Z","timestamp":1742381936988,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/vts.2011.5783733","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T20:35:25Z","timestamp":1307478925000},"page":"272-277","source":"Crossref","is-referenced-by-count":2,"title":["A unified test architecture for on-line and off-line delay fault detections"],"prefix":"10.1109","author":[{"given":"Songwei","family":"Pei","sequence":"first","affiliation":[]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519745"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292318"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.62148"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1279","DOI":"10.1109\/82.885134","article-title":"Design-for-Testability techniques for detecting delay faults in CMOS\/BiCMOS logic families","volume":"47","author":"raahemifar","year":"2000","journal-title":"IEEE Trans Circuits Systems Analog Digital Signal Processing"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.486086"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref16","first-page":"496","article-title":"A Unified Online Fault Detection Scheme via Checking of Stability Violation","author":"yan","year":"2009","journal-title":"Proceedings of DATE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870072"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"journal-title":"SMIC 90nm LOGIC 90LL RVT 1 2V Advantage ™ v1 0 Standard Cell Library Databook","year":"2008","key":"ref19"},{"key":"ref4","first-page":"1296","article-title":"Hybrid delay scan: a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets","author":"wang","year":"2004","journal-title":"Proceedings of DATE"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.31"},{"journal-title":"Tutorial on Pipelining Scan Enables","article-title":"Synopsys Application Note","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"ref7","first-page":"9","article-title":"Low Cost Launch-on-shift Delay Test with Slow Scan Enable","author":"xu","year":"2006","journal-title":"Proc ETS"},{"key":"ref2","first-page":"300","article-title":"Robust Test Generation for Precise Crosstalk induced Path Delay Faults","author":"li","year":"2006","journal-title":"Proceedings of VTS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.862216"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580048"},{"key":"ref20","first-page":"1353","article-title":"An On-Chip Clock Generation Scheme for Faster than-at-Speed Delay Testing","author":"pei","year":"2010","journal-title":"Proceedings of DATE"}],"event":{"name":"2011 IEEE VLSI Test Symposium (VTS)","start":{"date-parts":[[2011,5,1]]},"location":"Dana Point, CA, USA","end":{"date-parts":[[2011,5,5]]}},"container-title":["29th VLSI Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5772241\/5783722\/05783733.pdf?arnumber=5783733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T01:16:11Z","timestamp":1497921371000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vts.2011.5783733","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}