{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:56Z","timestamp":1747806776001},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/vts.2011.5783749","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T16:35:25Z","timestamp":1307464525000},"page":"20-25","source":"Crossref","is-referenced-by-count":64,"title":["A built-in self-test scheme for the post-bond test of TSVs in 3D ICs"],"prefix":"10.1109","author":[{"given":"Yu-Jen","family":"Huang","sequence":"first","affiliation":[]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[]},{"given":"Ji-Jan","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Ding-Ming","family":"Kwai","sequence":"additional","affiliation":[]},{"given":"Yung-Fa","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1687399.1687434"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ATS.2009.59"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/VTS.2010.5469559"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/VTS.2010.5469556"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/3DIC.2010.5751450"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCAD.2010.2051732"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ATS.2010.71"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/3DIC.2009.5306569"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TEST.2009.5355573"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MDT.2009.125"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ICCD.2007.4601902"},{"key":"ref5","first-page":"541","article-title":"Is 3D integration an opportunity or just a hype?","author":"li","year":"2010","journal-title":"Proc Asia and South Pacific Design Automation Conf (ASP-DAC)"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ICCD.2009.5413172"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCD.2008.4751864"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JPROC.2008.2007458"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JPROC.2008.2007473"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1543438.1543442"}],"event":{"name":"2011 IEEE VLSI Test Symposium (VTS)","start":{"date-parts":[[2011,5,1]]},"location":"Dana Point, CA, USA","end":{"date-parts":[[2011,5,5]]}},"container-title":["29th VLSI Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5772241\/5783722\/05783749.pdf?arnumber=5783749","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:53:00Z","timestamp":1490064780000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783749\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vts.2011.5783749","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}