{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:46:50Z","timestamp":1725565610531},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/vts.2011.5783779","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T20:35:25Z","timestamp":1307478925000},"page":"172-177","source":"Crossref","is-referenced-by-count":8,"title":["SLIDER: A fast and accurate defect simulation framework"],"prefix":"10.1109","author":[{"given":"Wing Chiu","family":"Tam","sequence":"first","affiliation":[]},{"given":"R. D.","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref39","article-title":"The Cadence Encounter Test User Guide"},{"year":"2009","key":"ref38","article-title":"The Tetramax User Guide"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref32","first-page":"1929","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran","author":"brglez","year":"1985","journal-title":"International Symposium on Circuits and Systems"},{"journal-title":"Data Mining with Decision Trees","year":"2008","author":"rokach","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699231"},{"year":"0","key":"ref37","article-title":"The Cadence Encounter Reference Manual"},{"year":"0","key":"ref36","article-title":"The Diva Reference Manual"},{"journal-title":"The Designer's Guide to Verilog-AMS","year":"2004","author":"kundert","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041765"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114104"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041767"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557118"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041766"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.28"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630096"},{"year":"2008","key":"ref18","article-title":"The Verilog-AMS Language Reference Manual"},{"year":"2009","key":"ref19","article-title":"The Virtuoso AMS Designer Environment User Guide"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870836"},{"key":"ref4","first-page":"1","article-title":"A Rapid Yield Learning Flow Based on Production Integrated Layout-Aware Diagnosis","author":"martin","year":"2006","journal-title":"International Test Conference"},{"key":"ref27","first-page":"549","article-title":"Defect-Oriented Mixed-Level Fault Simulation of Digital Systems-on-a-Chip Using HDL","author":"santos","year":"1999","journal-title":"Design Automation and Test in Europe"},{"key":"ref3","first-page":"145","article-title":"Analyzing Volume Diagnosis Results with Statistical Learning for Yield Improvement","author":"huaxing","year":"2007","journal-title":"European Test Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700589"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484748"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.49"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.37"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.74"},{"key":"ref2","article-title":"Diagnosis-Enhanced Extraction of Defect Density and Size Distributions from Digital Logic ICs","author":"nelson","year":"2007","journal-title":"SRC Techcon"},{"key":"ref9","first-page":"1","article-title":"A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior","author":"desineni","year":"2006","journal-title":"International Test Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386963"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313302"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529883"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/66.542167"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386987"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510886"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1145\/157485.165011","article-title":"fast hierarchical multi-level fault simulation of sequential circuits with switch-level accuracy","author":"meyer","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270127"}],"event":{"name":"2011 IEEE VLSI Test Symposium (VTS)","start":{"date-parts":[[2011,5,1]]},"location":"Dana Point, CA, USA","end":{"date-parts":[[2011,5,5]]}},"container-title":["29th VLSI Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5772241\/5783722\/05783779.pdf?arnumber=5783779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T01:16:10Z","timestamp":1497921370000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5783779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/vts.2011.5783779","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}