{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:14:11Z","timestamp":1729674851719,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vts.2012.6231072","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T22:33:00Z","timestamp":1342737180000},"page":"7-12","source":"Crossref","is-referenced-by-count":4,"title":["A Built-In Self-Test scheme for DDR memory output timing test and measurement"],"prefix":"10.1109","author":[{"given":"Hyunjin","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"High-Speed Digital Design","year":"1993","author":"johnson","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.30"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387159"},{"journal-title":"JEDEC JESD79-2C JEDEC Solid State Technology Association","article-title":"DDR3 SDRAM Specification","year":"2008","key":"3"},{"journal-title":"JEDEC JESD79-2C JEDEC Solid State Technology Association","article-title":"DDR2 SDRAM Specification","year":"2006","key":"2"},{"journal-title":"The International Technology Roadmap for Semiconductors (ITRS)","year":"2009","key":"1"},{"key":"10","doi-asserted-by":"crossref","first-page":"1579","DOI":"10.1109\/TVLSI.2008.2005522","article-title":"A DLL Design for Testing I\/O Setup and Hold times","volume":"17","author":"jia","year":"2009","journal-title":"IEEE Trans on Very Large Scale Integration (VLSI) Systems"},{"key":"7","first-page":"52","article-title":"A High Speed BIST Architecture for DDR-SDRAM Testing","author":"shen","year":"0","journal-title":"Proc The 2005 IEEE International Workshop on Memory Technology Design and Testing"},{"key":"6","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1049\/iet-cdt:20060133","article-title":"flexible and scalable methodology for testing high-speed source synchronous interfaces on automated test equipment (ate) with multiple fixed phase capture and compare","volume":"1","author":"laquai","year":"2007","journal-title":"IET Computers&Digital Techniques"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387336"},{"year":"2011","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405700"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.49"}],"event":{"name":"2012 IEEE 30th VLSI Test Symposium (VTS)","start":{"date-parts":[[2012,4,23]]},"location":"Maui, HI, USA","end":{"date-parts":[[2012,4,25]]}},"container-title":["2012 IEEE 30th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6222548\/6231057\/06231072.pdf?arnumber=6231072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:37:18Z","timestamp":1497994638000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6231072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2012.6231072","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}