{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T05:00:11Z","timestamp":1744261211167},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vts.2012.6231078","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T18:33:00Z","timestamp":1342722780000},"page":"44-49","source":"Crossref","is-referenced-by-count":39,"title":["Comprehensive online defect diagnosis in on-chip networks"],"prefix":"10.1109","author":[{"given":"Amirali","family":"Ghofrani","sequence":"first","affiliation":[]},{"given":"Ritesh","family":"Parikh","sequence":"additional","affiliation":[]},{"given":"Saeed","family":"Shamshiri","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"DeOrio","sequence":"additional","affiliation":[]},{"given":"Kwang-Ting","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653788"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364449"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1868447.1868459"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771786"},{"journal-title":"Intel Core2 Extreme Quad-Core Processor QX6000","year":"0","key":"16"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2010","key":"13"},{"key":"14","article-title":"Dependable network-on-chip router able to simultaneously tolerate soft errors and crosstalk","author":"frantz","year":"0","journal-title":"Proc ITC 2006"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.20"},{"key":"12","doi-asserted-by":"crossref","first-page":"812","DOI":"10.1145\/1629911.1630119","article-title":"vicis: a reliable network for unreliable silicon","author":"fick","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139156"},{"key":"20","article-title":"Error-locality-aware linear coding to protect multi-bit upset in srams","author":"shamshiri","year":"0","journal-title":"Proc ITC 2010"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168868"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465099"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.61"},{"key":"2","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024928"},{"journal-title":"Adapteva Epiphany Multi Core Architecture","year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598108"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.55"},{"key":"9","article-title":"Networks on chip: A new paradigm for systems on chip design","author":"de micheli","year":"0","journal-title":"Proc DATE 2002"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"8"}],"event":{"name":"2012 IEEE 30th VLSI Test Symposium (VTS)","start":{"date-parts":[[2012,4,23]]},"location":"Maui, HI, USA","end":{"date-parts":[[2012,4,25]]}},"container-title":["2012 IEEE 30th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6222548\/6231057\/06231078.pdf?arnumber=6231078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T17:37:19Z","timestamp":1497980239000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6231078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vts.2012.6231078","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}