{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:17:09Z","timestamp":1764173829529},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/vts.2012.6231105","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T18:33:00Z","timestamp":1342722780000},"page":"215-220","source":"Crossref","is-referenced-by-count":18,"title":["A SMT-based diagnostic test generation method for combinational circuits"],"prefix":"10.1109","author":[{"given":"Sarvesh","family":"Prabhu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Loganathan","family":"Lingappan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Gangaram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"The Yices SMT Solver","year":"2006","author":"dutertre","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144279"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268829"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011276507260"},{"key":"3","first-page":"165","article-title":"Testing for, and distinguishing between failures","author":"savir","year":"1982","journal-title":"Symposium on Fault-Tolerant Computing"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136693"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329502"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.13"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5142-2"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183128"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185229"},{"journal-title":"Formal Verification with SMT Solvers Why and How","year":"0","author":"johnson","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/WODES.2008.4605924"}],"event":{"name":"2012 IEEE 30th VLSI Test Symposium (VTS)","start":{"date-parts":[[2012,4,23]]},"location":"Maui, HI, USA","end":{"date-parts":[[2012,4,25]]}},"container-title":["2012 IEEE 30th VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6222548\/6231057\/06231105.pdf?arnumber=6231105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:18:42Z","timestamp":1490098722000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6231105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vts.2012.6231105","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}