{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:52:42Z","timestamp":1729615962926,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/vts.2013.6548884","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T14:59:10Z","timestamp":1373381950000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["SOC test compression scheme using sequential linear decompressors with retained free variables"],"prefix":"10.1109","author":[{"given":"S. S.","family":"Muthyala","sequence":"first","affiliation":[]},{"given":"N. A.","family":"Touba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364591"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045019"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability Morgan Kaufmann","year":"2006","author":"wang","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844311"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139170"},{"key":"2","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1049\/ip-cdt:20045030","article-title":"Unified SOC Test approach based on test data compression and tam design","volume":"152","author":"iyengar","year":"2005","journal-title":"IEE Proc Computers & Digital Techniques"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045043"},{"key":"7","first-page":"237","article-title":"LFSR-Coded test patterns for scan designs","author":"ko?nemann","year":"1991","journal-title":"Proc of European Test Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2021602"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699227"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233003"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401557"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966711"}],"event":{"name":"2013 IEEE 31st VLSI Test Symposium (VTS)","start":{"date-parts":[[2013,4,29]]},"location":"Berkeley, CA","end":{"date-parts":[[2013,5,2]]}},"container-title":["2013 IEEE 31st VLSI Test Symposium (VTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6530960\/6548868\/06548884.pdf?arnumber=6548884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T15:58:08Z","timestamp":1498060688000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6548884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vts.2013.6548884","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}